JPH0152776B2 - - Google Patents
Info
- Publication number
- JPH0152776B2 JPH0152776B2 JP16166980A JP16166980A JPH0152776B2 JP H0152776 B2 JPH0152776 B2 JP H0152776B2 JP 16166980 A JP16166980 A JP 16166980A JP 16166980 A JP16166980 A JP 16166980A JP H0152776 B2 JPH0152776 B2 JP H0152776B2
- Authority
- JP
- Japan
- Prior art keywords
- input
- output
- signal
- bus control
- output bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16166980A JPS5785129A (en) | 1980-11-17 | 1980-11-17 | Input/output controller |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16166980A JPS5785129A (en) | 1980-11-17 | 1980-11-17 | Input/output controller |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5785129A JPS5785129A (en) | 1982-05-27 |
JPH0152776B2 true JPH0152776B2 (en]) | 1989-11-10 |
Family
ID=15739580
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16166980A Granted JPS5785129A (en) | 1980-11-17 | 1980-11-17 | Input/output controller |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5785129A (en]) |
-
1980
- 1980-11-17 JP JP16166980A patent/JPS5785129A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5785129A (en) | 1982-05-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4038642A (en) | Input/output interface logic for concurrent operations | |
US4112490A (en) | Data transfer control apparatus and method | |
EP0464615B1 (en) | Microcomputer equipped with DMA controller | |
US5031091A (en) | Channel control system having device control block and corresponding device control word with channel command part and I/O command part | |
US4053950A (en) | Residual status reporting during chained cycle steal input/output operations | |
JPH05274259A (ja) | シリアル入力インタフェース回路 | |
US4218739A (en) | Data processing interrupt apparatus having selective suppression control | |
JPS6030983B2 (ja) | 周辺装置制御ユニツト | |
US6581119B1 (en) | Interrupt controller and a microcomputer incorporating this controller | |
WO1988004449A1 (en) | Arrangement for controlling memory operations in a pipeline processor | |
JPH0152776B2 (en]) | ||
CA1117664A (en) | Bus for a data processing system with overlapped sequences | |
KR970003319B1 (ko) | 직렬 인터페이스 장치를 갖는 처리장치 | |
EP0376003A2 (en) | Multiprocessing system with interprocessor communications facility | |
JPS634219B2 (en]) | ||
JPH0425581B2 (en]) | ||
JPS63228856A (ja) | 通信制御装置 | |
JP4182321B2 (ja) | デュアルポートメモリシステム | |
JPS5939766B2 (ja) | マルチプレクサチャネル装置 | |
JP2871171B2 (ja) | マイクロコンピュータ | |
JPS6314261A (ja) | マイクロプログラム制御装置 | |
JPS6395551A (ja) | シリアルデ−タ処理装置 | |
US5123093A (en) | Operational processor for performing a memory access and an operational process in parallel | |
JPS5935050B2 (ja) | マルチプレクサチャネル装置 | |
JPS63187943A (ja) | 通信制御装置 |